A Hardware Architecture for Dynamic Performance and Energy Adaptation

Energy consumption of any component in a system may sometimes constitute just a small percentage of that of the overall system, making it necessary to address the issue of energy efficiency across the entire range of system components, from memory, to the CPU, to peripherals. Presented is a hardware architecture for detecting regions of application execution at runtime, for which there is opportunity to run a device at a slightly lower performance level, by reducing the operating frequency and voltage, to save energy. The proposed architecture, the Power Adaptation Unit (PAU) may be used to control the operating voltage of various system components, ranging from the CPU core, to memory and peripherals.

An evaluation of the tradeoffs in performance versus energy savings and hardware cost of the PAU is conducted, along with results on its efficacy for a set of benchmarks. It is shown that on the average, a single entry PAU provides energy savings of 27%, with a corresponding performance degradation of 0.75% for the SPEC CPU 2000 integer and floating point benchmarks investigated.

Cite as:

Stanley-Marbell P., Hsiao M.S., Kremer U. (2003) A Hardware Architecture for Dynamic Performance and Energy Adaptation. In: Falsafi B., Vijaykumar T.N. (eds) Power-Aware Computer Systems. PACS 2002. Lecture Notes in Computer Science, vol 2325. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-36612-1_3

BibTeX:

@inproceedings{10.1007/3-540-36612-1_3,
author = {Stanley-Marbell, Phillip and Hsiao, Michael S. and Kremer, Ulrich},
editor={Falsafi, Babak and Vijaykumar, T. N.},
title={A Hardware Architecture for Dynamic Performance and Energy Adaptation},
booktitle={Power-Aware Computer Systems},
year={2003},
publisher={Springer Berlin Heidelberg},
address={Berlin, Heidelberg},
pages={33--52},
isbn={978-3-540-36612-6},
doi={10.1007/3-540-36612-1_3}
}